DNL ADC testing by the exponential shaped voltage
نویسندگان
چکیده
Testing of ADC differential nonlinearity by the histogram method requires a signal generator with extremely low distortion and high stability. In this paper, the new type of stimulus signal is proposed, which simplifies the task. The testing signal has an exponential form and can be generated simply by discharging the capacitor across the resistance. The resulting digital samples from the output of the tested ADC allow estimation of the best fitted exponential signal by the proper three-parameter method. The histograms from the data record and from the best fitted exponential approximation allow calculation of the differential nonlinearity.
منابع مشابه
C-language function class for signal processing at ADC testing
Testing of ADC’s differential nonlinearity DNL(k) by the histogram method requires the signal generator with extremely low distortion and high stability of the parameters. Besides this condition generator must be connected to the input of the ADC under test with high suppression of the interfering noise on ground line of instruments. The new type of testing signal has been proposed of the expon...
متن کاملExtremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
This letter reports an extremely small differential non-linearity (DNL) in a cyclic analog-to-digital converter (ADC) using depletion-mode MOS (DMOS) capacitors for CMOS image sensors (CISs). Compared with conventional 1.5b digital-to-analog converter (DAC) configuration using 3 reference signals, the cyclic ADC with split sampling DMOS capacitors in the 1.5b DAC has the maximum DNL of +0.125/-...
متن کاملFault Diagnosis of Flash ADC using DNL Test
This paper describes a technique which uses the Differential Non Linearity (DNL) test data for fault location and identification of the analog components of a flash ADC. In a flash ADC, a fault in the analog subcircuit is uniquely reflected in the transfer function and therefore also in DNL data.This property is exploited to locate a fault and to identify the error value in analog components of...
متن کاملA 1.2GSPS 6b Low Power Flash ADC in 0.13μm CMOS for Multi- Gigabit Wireless Communication System
A high-speed low-power flash analog-to-digital converter is designed and optimized in a 0.13μm CMOS technology. The ADC consumes 65mW with a supply voltage of 1.2V at 1.2G samples per second. Static DNL and INL are 0.1 LSB and 0.2LSB respectively. The figure of merit shows 1.3pJ per conversion step. The simulation result of the full flash ADC shows improvement in nonlinearity and power dissipat...
متن کاملA Programmable Resolution A/d Converter Modeling
This paper describes a VHDL implementation of a behavioural model for novel programmable resolution analog to digital converters (ADCs). This architecture uses the dichotomic method in the conversion. The goal for using this VHDL description is to validate the algorithm conversion and facilitate the synthesis of the digital part. In this example it includes digital control of dichotomic method....
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. Instrumentation and Measurement
دوره 52 شماره
صفحات -
تاریخ انتشار 2003